Skip to content
Snippets Groups Projects
Select Git revision
  • master default protected
  • android-msm-bullhead-3.10-nougat_kgdb_less_changes
  • android-msm-bullhead-3.10-nougat_kgdb
  • android-msm-bullhead-3.10-nougat_klist
  • android-4.4
  • android-msm-vega-4.4-oreo-daydream
  • android-msm-wahoo-4.4-p-preview-5
  • android-msm-wahoo-4.4-pie
  • android-msm-marlin-3.18-p-preview-5
  • android-msm-marlin-3.18-pie
  • android-msm-wahoo-2018.07-oreo-m2
  • android-msm-wahoo-2018.07-oreo-m4
  • android-msm-wahoo-4.4-p-preview-4
  • android-msm-bullhead-3.10-oreo-m6
  • android-msm-angler-3.10-oreo-m6
  • android-msm-marlin-3.18-p-preview-4
  • android-msm-stargazer-3.18-oreo-wear-dr
  • android-msm-catshark-3.18-oreo-wear-dr
  • android-msm-wahoo-4.4-oreo-m2
  • android-msm-wahoo-4.4-oreo-m4
  • android-daydreamos-8.0.0_r0.5
  • android-8.1.0_r0.92
  • android-8.1.0_r0.91
  • android-daydreamos-8.0.0_r0.4
  • android-p-preview-5_r0.2
  • android-p-preview-5_r0.1
  • android-9.0.0_r0.5
  • android-9.0.0_r0.4
  • android-9.0.0_r0.2
  • android-9.0.0_r0.1
  • android-8.1.0_r0.81
  • android-8.1.0_r0.80
  • android-8.1.0_r0.78
  • android-8.1.0_r0.76
  • android-8.1.0_r0.75
  • android-8.1.0_r0.72
  • android-8.1.0_r0.70
  • android-p-preview-4_r0.2
  • android-p-preview-4_r0.1
  • android-wear-8.0.0_r0.30
40 results

m32r_pcc.h

Blame
  • m32r_pcc.h 1.29 KiB
    /*
     * Copyright (C) 2001 by Hiroyuki Kondo
     */
    
    #define M32R_MAX_PCC	2
    
    /*
     * M32R PC Card Controller
     */
    #define M32R_PCC0_BASE        0x00ef7000
    #define M32R_PCC1_BASE        0x00ef7020
    
    /*
     * Register offsets
     */
    #define PCCR            0x00
    #define PCADR           0x04
    #define PCMOD           0x08
    #define PCIRC           0x0c
    #define PCCSIGCR        0x10
    #define PCATCR          0x14
    
    /*
     * PCCR
     */
    #define PCCR_PCEN       (1UL<<(31-31))
    
    /*
     * PCIRC
     */
    #define PCIRC_BWERR     (1UL<<(31-7))
    #define PCIRC_CDIN1     (1UL<<(31-14))
    #define PCIRC_CDIN2     (1UL<<(31-15))
    #define PCIRC_BEIEN     (1UL<<(31-23))
    #define PCIRC_CIIEN     (1UL<<(31-30))
    #define PCIRC_COIEN     (1UL<<(31-31))
    
    /*
     * PCCSIGCR
     */
    #define PCCSIGCR_SEN    (1UL<<(31-3))
    #define PCCSIGCR_VEN    (1UL<<(31-7))
    #define PCCSIGCR_CRST   (1UL<<(31-15))
    #define PCCSIGCR_COCR   (1UL<<(31-31))
    
    /*
     *
     */
    #define PCMOD_AS_ATTRIB	(1UL<<(31-19))
    #define PCMOD_AS_IO	(1UL<<(31-18))
    
    #define PCMOD_CBSZ	(1UL<<(31-23)) /* set for 8bit */
    
    #define PCMOD_DBEX	(1UL<<(31-31)) /* set for excahnge */
    
    /*
     * M32R PCC Map addr
     */
    #define M32R_PCC0_MAPBASE        0x14000000
    #define M32R_PCC1_MAPBASE        0x16000000
    
    #define M32R_PCC_MAPMAX		 0x02000000
    
    #define M32R_PCC_MAPSIZE	 0x00001000 /* XXX */
    #define M32R_PCC_MAPMASK     	(~(M32R_PCC_MAPMAX-1))