Skip to content
GitLab
Explore
Sign in
Christoph Weigand
srsLTE
Tags
2015_06_17
2015_06_17
gomezi@tcd.ie
cf5c357d
·
Set UL tx advance to 2 ms
·
Jun 17, 2015
Working all but SR when reaches sr_counter=4